GATE CSE 2025 Session 1 Q11: Order of steps when an interrupt arrives
- Computer Organization and Architecture
- 1 mark
- MCQ
- −1/3 if wrong
Question
Suppose a program is running on a non-pipelined single processor computer system. The computer is connected to an external device that can interrupt the processor asynchronously. The processor needs to execute the interrupt service routine (ISR) to serve this interrupt. The following steps (not necessarily in order) are taken by the processor when the interrupt arrives:
(i) The processor saves the content of the program counter. (ii) The program counter is loaded with the start address of the ISR. (iii) The processor finishes the present instruction.
Which ONE of the following is the CORRECT sequence of steps?
Try it: multiple choice: exactly one correct option
Show answer and explanation
Answer: A (official GATE 2025 final answer key)
Concept used: Interrupt handling: interrupts are recognised between instructions, and the return address is saved before jumping to the ISR.
First step: The current instruction must complete first; then the PC (return address) is saved before it is overwritten.
Full step-by-step solution
Detailed working, common mistakes and linked mock tests will be available with a free GATEiit account. Log-in is coming soon.
Share this question
Source: official GATE 2025 Session 1 CS question paper and final answer key, organised by IIT Roorkee. Question paper · Answer key
More Computer Organization and Architecture PYQs
- 2026 Session 1 · Q14Match addressing modes with high-level data elements
- 2026 Session 1 · Q15Instruction sequence for Z = X + Y on a load-store machine
- 2026 Session 1 · Q16Register dependency that causes a data hazard
- 2026 Session 1 · Q36IEEE 754 single-precision sum of 35C00000 and 34A00000
- 2026 Session 1 · Q38Tag length: direct-mapped vs K-way set-associative cache
- 2026 Session 1 · Q54Impossible TLB / page table / cache event sequences