GATE CSE 2023 Q43: State never reached by a T–D–T flip-flop circuit
- Digital Logic
- 2 marks
- MCQ
- −2/3 if wrong
Question
Consider a sequential digital circuit consisting of T flip-flops and D flip-flops as shown in the figure. CLKIN is the clock input to the circuit. At the beginning, Q1, Q2 and Q3 have values 0, 1 and 1, respectively.

Which one of the given values of (Q1, Q2, Q3) can NEVER be obtained with this digital circuit?
Try it: multiple choice: exactly one correct option
Show answer and explanation
Answer: A (official GATE 2023 final answer key)
Concept used: Build the state sequence from the next-state equations , , .
First step: Start from (0, 1, 1) and apply the three equations clock by clock until the state repeats.
Full step-by-step solution
Detailed working, common mistakes and linked mock tests will be available with a free GATEiit account. Log-in is coming soon.
Share this question
Source: official GATE 2023 CS question paper and final answer key, organised by IIT Kanpur. Question paper · Answer key
More Digital Logic PYQs
- 2026 Session 1 · Q21Expressions equivalent to (P̄ + Q) ⊕ (P̄Q)
- 2026 Session 1 · Q22Overflow with 8-bit sign-magnitude operands
- 2026 Session 1 · Q37D flip-flop inputs for a 2-bit saturating up/down counter
- 2026 Session 1 · Q48Minimal SOP forms of Σm(1,2,3,4,5,7,10,12,13,14)
- 2026 Session 2 · Q16Which identity is not a law of Boolean algebra
- 2026 Session 2 · Q28Overflow in 4-bit two's complement additions