GATE CSE 2025 Session 1 Q60: Cycle length of a 4-flip-flop twisted ring counter
- Digital Logic
- 2 marks
- NAT
- No negative marking
Question
Consider the given sequential circuit designed using D-Flip-flops. The circuit is initialized with some value (initial state). The number of distinct states the circuit will go through before returning back to the initial state is _________. (Answer in integer)

Try it: numerical answer: type the value
Show answer and explanation
Answer: 7 to 8 (official GATE 2025 final answer key)
Concept used: A shift register with the inverted last output fed back is a Johnson (twisted ring) counter, which cycles through states.
First step: Start from 0000 and clock it: the inverted Q3 shifts in, giving 1000, 1100, 1110, 1111, 0111, … until it returns to 0000.
Full step-by-step solution
Detailed working, common mistakes and linked mock tests will be available with a free GATEiit account. Log-in is coming soon.
Share this question
Source: official GATE 2025 Session 1 CS question paper and final answer key, organised by IIT Roorkee. Question paper · Answer key
More Digital Logic PYQs
- 2026 Session 1 · Q21Expressions equivalent to (P̄ + Q) ⊕ (P̄Q)
- 2026 Session 1 · Q22Overflow with 8-bit sign-magnitude operands
- 2026 Session 1 · Q37D flip-flop inputs for a 2-bit saturating up/down counter
- 2026 Session 1 · Q48Minimal SOP forms of Σm(1,2,3,4,5,7,10,12,13,14)
- 2026 Session 2 · Q16Which identity is not a law of Boolean algebra
- 2026 Session 2 · Q28Overflow in 4-bit two's complement additions